Commit f74bd78e authored by Samir Noir's avatar Samir Noir 🧀
Browse files

move processor/clock_speed at clusters level

parent 35650e50
Pipeline #124642 passed with stages
in 3 minutes and 43 seconds
......@@ -12,6 +12,7 @@ nodes:
dahu-[1-72]:
processor:
microarchitecture: Skylake
clock_speed: 2100000000
software:
standard-environment: debian10-x64-std
performance:
......
......@@ -67,7 +67,6 @@ dahu-1:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-10:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-11:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-12:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-13:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-14:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-15:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-16:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-17:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-18:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-19:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-2:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-20:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-21:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-22:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-23:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-24:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-25:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
......@@ -67,7 +67,6 @@ dahu-26:
cache_l1i: 32768
cache_l2: 1048576
cache_l3: 23068672
clock_speed: 2100000000
ht_capable: true
instruction_set: x86-64
microcode: '0x2000065'
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment