Skip to content
GitLab
Commit 74638098 authored by Patrick Stefanescu's avatar Patrick Stefanescu Committed by Patrick Stefanescu
Browse files

[lille] Added port entry on the switch for chinqchint-33

parent 40bb263d
Hide whitespace changes
Inline Side-by-side
data/grid5000/sites/lille/clusters/chinqchint/nodes/chinqchint-33.json
View file @ 74638098
...@@ -38,7 +38,7 @@ ...@@ -38,7 +38,7 @@
"network_address": "chinqchint-33.lille.grid5000.fr", "network_address": "chinqchint-33.lille.grid5000.fr",
"rate": 1000000000, "rate": 1000000000,
"switch": "gw", "switch": "gw",
"switch_port": null, "switch_port": "Gi2\/33",
"vendor": "Intel", "vendor": "Intel",
"version": "80003ES2LAN" "version": "80003ES2LAN"
}, },
......
generators/input/lille.yaml
View file @ 74638098
...@@ -321,6 +321,7 @@ chinqchint-33: ...@@ -321,6 +321,7 @@ chinqchint-33:
mac_myri0: 00:60:dd:47:49:e0 mac_myri0: 00:60:dd:47:49:e0
ip_myri0: 192.168.162.132 ip_myri0: 192.168.162.132
ip_mgt: 192.168.161.132 ip_mgt: 192.168.161.132
switch_port: Gi2/33
chinqchint-34: chinqchint-34:
mac_eth0: 00:30:48:7a:5f:16 mac_eth0: 00:30:48:7a:5f:16
ip_eth0: 192.168.160.133 ip_eth0: 192.168.160.133
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment