[fpga] fix Xilinx Alveo U200 detection
We take only one per PCI physical slot (it looks like a FPGA after being flashed can have multiple PCI devices). The model detection was also fixed for Alveo U200.
La vérification des quotas de chaque projet est mise en place en mode non bloquant. Plus d'information sur : https://doc-si.inria.fr/pages/viewpage.action?pageId=146834656
Quota verification is enabled for projects in non-blocking mode. More information: https://doc-si.inria.fr/pages/viewpage.action?pageId=146834656
We take only one per PCI physical slot (it looks like a FPGA after being flashed can have multiple PCI devices). The model detection was also fixed for Alveo U200.