Update for synthesis
Showing
- fpga/riscv_enssat_student/riscv_enssat_student.xpr 443 additions, 0 deletionsfpga/riscv_enssat_student/riscv_enssat_student.xpr
- fpga/vivado_cmod_a7/vivado_cmod_a7.xpr 44 additions, 15 deletionsfpga/vivado_cmod_a7/vivado_cmod_a7.xpr
- src/riscv.vhd 1 addition, 1 deletionsrc/riscv.vhd
- src/riscv_soc_cmod_a7.vhd 71 additions, 52 deletionssrc/riscv_soc_cmod_a7.vhd
- src/uart_recv.vhd 0 additions, 174 deletionssrc/uart_recv.vhd
- src/uart_send.vhd 0 additions, 187 deletionssrc/uart_send.vhd
Loading
Please register or sign in to comment