Commit b860b055 authored by PATUREL Joseph's avatar PATUREL Joseph
Browse files

README update (logic synthesis)

parent 13af646d
Pipeline #101880 passed with stages
in 2 minutes and 57 seconds
......@@ -106,6 +106,11 @@ The `-a` switch allows to pass arguments to the benchmark that is being run by t
For further information about the arguments of the simulator, run `comet.sim -h`.
## Logic Synthesis
Using HLS tools, the Comet core can be synthesized and implemented on FPGA targets or mapped to standard cells using a design kit.
RTL synthesis is tested using [Mentor Catapult HLS]( If you wish to have the RTL output, please send an email to
## Publication
- "<a href="">What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications</a>", in 38th IEEE/ACM International Conference on Computer-Aided Design
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment