Skip to content
GitLab
Projects
Groups
Snippets
Help
Loading...
Help
What's new
7
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Open sidebar
solverstack
Chameleon
Commits
c4dffd0c
Commit
c4dffd0c
authored
Mar 11, 2019
by
THIBAULT Samuel
Committed by
PRUVOST Florent
Apr 03, 2019
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add starpu-1.3-compatible perfmodels
parent
d2b4cab3
Changes
20
Hide whitespace changes
Inline
Side-by-side
Showing
20 changed files
with
2891 additions
and
0 deletions
+2891
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dgemm.mirage
...core/perfmodels/.starpu/sampling/codelets/45/dgemm.mirage
+152
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dgemm.sirocco
...ore/perfmodels/.starpu/sampling/codelets/45/dgemm.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dplgsy.mirage
...ore/perfmodels/.starpu/sampling/codelets/45/dplgsy.mirage
+49
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dplgsy.sirocco
...re/perfmodels/.starpu/sampling/codelets/45/dplgsy.sirocco
+44
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dpotrf.mirage
...ore/perfmodels/.starpu/sampling/codelets/45/dpotrf.mirage
+144
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dpotrf.sirocco
...re/perfmodels/.starpu/sampling/codelets/45/dpotrf.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dsyrk.mirage
...core/perfmodels/.starpu/sampling/codelets/45/dsyrk.mirage
+152
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dsyrk.sirocco
...ore/perfmodels/.starpu/sampling/codelets/45/dsyrk.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dtrsm.mirage
...core/perfmodels/.starpu/sampling/codelets/45/dtrsm.mirage
+152
-0
simucore/perfmodels/.starpu/sampling/codelets/45/dtrsm.sirocco
...ore/perfmodels/.starpu/sampling/codelets/45/dtrsm.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/sgemm.mirage
...core/perfmodels/.starpu/sampling/codelets/45/sgemm.mirage
+152
-0
simucore/perfmodels/.starpu/sampling/codelets/45/sgemm.sirocco
...ore/perfmodels/.starpu/sampling/codelets/45/sgemm.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/splgsy.mirage
...ore/perfmodels/.starpu/sampling/codelets/45/splgsy.mirage
+49
-0
simucore/perfmodels/.starpu/sampling/codelets/45/splgsy.sirocco
...re/perfmodels/.starpu/sampling/codelets/45/splgsy.sirocco
+44
-0
simucore/perfmodels/.starpu/sampling/codelets/45/spotrf.mirage
...ore/perfmodels/.starpu/sampling/codelets/45/spotrf.mirage
+145
-0
simucore/perfmodels/.starpu/sampling/codelets/45/spotrf.sirocco
...re/perfmodels/.starpu/sampling/codelets/45/spotrf.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/ssyrk.mirage
...core/perfmodels/.starpu/sampling/codelets/45/ssyrk.mirage
+152
-0
simucore/perfmodels/.starpu/sampling/codelets/45/ssyrk.sirocco
...ore/perfmodels/.starpu/sampling/codelets/45/ssyrk.sirocco
+188
-0
simucore/perfmodels/.starpu/sampling/codelets/45/strsm.mirage
...core/perfmodels/.starpu/sampling/codelets/45/strsm.mirage
+152
-0
simucore/perfmodels/.starpu/sampling/codelets/45/strsm.sirocco
...ore/perfmodels/.starpu/sampling/codelets/45/strsm.sirocco
+188
-0
No files found.
simucore/perfmodels/.starpu/sampling/codelets/45/dgemm.mirage
0 → 100644
View file @
c4dffd0c
##################
# Performance Model Version
45
####################
# COMBs
# number of combinations
4
####################
# COMB_3
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
0
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb3_impl0: cpu
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
20a74a79 2252800 0.000000e+00 5.714967e+03 9.983302e+01 1.861365e+07 1.064089e+11 3257
d46431bb 2457600 0.000000e+00 6.572893e+03 9.671459e+02 1.516432e+08 1.018314e+12 23071
24c84a50 22118400 0.000000e+00 1.729324e+05 2.099315e+03 4.762558e+08 8.237217e+13 2754
94526596 14131200 0.000000e+00 8.066041e+04 2.228611e+03 3.461945e+08 2.794551e+13 4292
d041c8f5 1228800 0.000000e+00 1.783073e+03 6.303677e+02 1.489757e+07 2.988342e+10 8355
####################
# COMB_0
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb0_impl0: cuda
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
20a74a79 2252800 0.000000e+00 3.095456e+02 2.053203e+02 7.525053e+05 3.354169e+08 2431
d46431bb 2457600 0.000000e+00 3.270395e+02 2.436610e+02 2.585346e+07 1.314853e+10 79053
24c84a50 22118400 0.000000e+00 5.981205e+03 3.102152e+02 1.503555e+08 9.017264e+11 25138
94526596 14131200 0.000000e+00 2.881518e+03 4.199780e+02 2.276399e+06 6.698827e+09 790
d041c8f5 1228800 0.000000e+00 2.338286e+02 1.144770e+02 6.921326e+04 2.006311e+07 296
####################
# COMB_1
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
1
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb1_impl0: cuda
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
20a74a79 2252800 0.000000e+00 3.016439e+02 4.389580e+01 8.949776e+05 2.756815e+08 2967
d46431bb 2457600 0.000000e+00 3.302564e+02 3.287456e+02 2.582341e+07 1.697884e+10 78192
24c84a50 22118400 0.000000e+00 5.971525e+03 2.301128e+02 1.521067e+08 9.096577e+11 25472
94526596 14131200 0.000000e+00 2.861859e+03 8.311454e+01 2.632911e+06 7.541376e+09 920
d041c8f5 1228800 0.000000e+00 2.238745e+02 1.263761e+02 6.850561e+04 2.022376e+07 306
####################
# COMB_2
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
2
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb2_impl0: cuda
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
20a74a79 2252800 0.000000e+00 3.197659e+02 1.633721e+02 8.716819e+05 3.514923e+08 2726
d46431bb 2457600 0.000000e+00 3.408506e+02 3.203963e+02 2.609552e+07 1.675385e+10 76560
24c84a50 22118400 0.000000e+00 5.988062e+03 3.050672e+02 1.507315e+08 9.049323e+11 25172
94526596 14131200 0.000000e+00 2.850260e+03 5.292387e+01 2.633640e+06 7.509149e+09 924
d041c8f5 1228800 0.000000e+00 2.356252e+02 1.206585e+02 7.987695e+04 2.375635e+07 339
simucore/perfmodels/.starpu/sampling/codelets/45/dgemm.sirocco
0 → 100644
View file @
c4dffd0c
##################
# Performance Model Version
45
####################
# COMBs
# number of combinations
5
####################
# COMB_4
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
0
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cpu0_impl0 (Comb4)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
24c84a50 22118400 0.000000e+00 7.614739e+04 1.570335e+04 4.926736e+07 3.911128e+12 647
e6b94418 153600 0.000000e+00 5.080183e+01 9.743801e+00 2.861616e+06 1.507233e+08 56329
c4a08f5f 4646400 0.000000e+00 8.137654e+03 1.863872e+03 1.657640e+07 1.419696e+11 2037
8cfc3ba0 49766400 0.000000e+00 2.267816e+05 3.915016e+04 1.598810e+08 3.733864e+13 705
a7cdf15b 88473600 0.000000e+00 4.662963e+05 5.310256e+04 3.273400e+08 1.546170e+14 702
####################
# COMB_1
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
1
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cuda1_impl0 (Comb1)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
24c84a50 22118400 0.000000e+00 1.715310e+03 9.993558e+01 9.566285e+06 1.646484e+10 5577
e6b94418 153600 0.000000e+00 5.113274e+01 1.134809e+01 1.518642e+04 8.147708e+05 297
c4a08f5f 4646400 0.000000e+00 2.017727e+02 2.861061e+01 1.652922e+06 3.402201e+08 8192
8cfc3ba0 49766400 0.000000e+00 6.191028e+03 2.666186e+02 2.317302e+07 1.437309e+11 3743
a7cdf15b 88473600 0.000000e+00 1.292684e+04 4.908603e+02 4.657542e+07 6.029413e+11 3603
####################
# COMB_2
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cuda0_impl0 (Comb2)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
24c84a50 22118400 0.000000e+00 1.694044e+03 9.446026e+01 9.451069e+06 1.606030e+10 5579
e6b94418 153600 0.000000e+00 6.271543e+01 1.282513e+01 1.994351e+04 1.303072e+06 318
c4a08f5f 4646400 0.000000e+00 2.001219e+02 2.795923e+01 1.640199e+06 3.346467e+08 8196
8cfc3ba0 49766400 0.000000e+00 6.117615e+03 2.941760e+02 2.339376e+07 1.434449e+11 3824
a7cdf15b 88473600 0.000000e+00 1.279991e+04 4.666369e+02 4.609249e+07 5.907639e+11 3601
####################
# COMB_0
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
2
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cuda2_impl0 (Comb0)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
24c84a50 22118400 0.000000e+00 1.713334e+03 9.294880e+01 9.365083e+06 1.609274e+10 5466
e6b94418 153600 0.000000e+00 4.994209e+01 9.498420e+00 1.588158e+04 8.218495e+05 318
c4a08f5f 4646400 0.000000e+00 2.026661e+02 2.758349e+01 1.561340e+06 3.222922e+08 7704
8cfc3ba0 49766400 0.000000e+00 6.177427e+03 2.260170e+02 2.327037e+07 1.439434e+11 3767
a7cdf15b 88473600 0.000000e+00 1.286952e+04 4.739314e+02 4.932886e+07 6.356995e+11 3833
####################
# COMB_3
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
3
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cuda3_impl0 (Comb3)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
24c84a50 22118400 0.000000e+00 1.680328e+03 1.055142e+02 9.028404e+06 1.523050e+10 5373
e6b94418 153600 0.000000e+00 5.000193e+01 1.025088e+01 7.350283e+03 3.829751e+05 147
c4a08f5f 4646400 0.000000e+00 1.988673e+02 2.685130e+01 1.504233e+06 3.045963e+08 7564
8cfc3ba0 49766400 0.000000e+00 6.051978e+03 2.759693e+02 2.305804e+07 1.398369e+11 3810
a7cdf15b 88473600 0.000000e+00 1.258002e+04 4.620060e+02 4.874757e+07 6.140725e+11 3875
simucore/perfmodels/.starpu/sampling/codelets/45/dplgsy.mirage
0 → 100644
View file @
c4dffd0c
##################
# Performance Model Version
45
####################
# COMBs
# number of combinations
1
####################
# COMB_0
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
0
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb3_impl0: cpu
# number of entries
11
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
431274fd 627200 0.000000e+00 3.507212e+02 3.897980e+01 3.507212e+03 1.245248e+06 10
4c6c92dc 716800 0.000000e+00 5.632527e+02 1.219837e+01 2.844426e+05 1.602882e+08 505
c1dd9b4c 716800 0.000000e+00 8.750618e+02 5.882979e+02 4.419062e+05 5.614729e+08 505
cea37d6d 819200 0.000000e+00 7.822003e+02 3.547361e+02 3.323960e+07 3.134750e+10 42495
617e5fe6 7372800 0.000000e+00 9.115973e+03 3.699894e+03 1.299482e+08 1.379744e+12 14255
471f3021 3379200 0.000000e+00 3.738489e+03 3.995652e+02 1.476703e+06 5.583702e+09 395
be417c6f 3379200 0.000000e+00 2.589893e+03 3.021594e+01 1.023008e+06 2.649841e+09 395
982013a8 1548800 0.000000e+00 7.591599e+02 8.959083e+00 7.591599e+03 5.764040e+06 10
bec19f89 204800 0.000000e+00 2.385948e+02 3.416508e+01 1.476902e+05 3.596065e+07 619
dd524d7f 204800 0.000000e+00 1.775137e+02 1.049637e+01 1.098810e+05 1.957358e+07 619
ad30af9b 51200 0.000000e+00 3.296558e+01 1.621243e+00 6.263460e+02 2.069780e+04 19
simucore/perfmodels/.starpu/sampling/codelets/45/dplgsy.sirocco
0 → 100644
View file @
c4dffd0c
##################
# Performance Model Version
45
####################
# COMBs
# number of combinations
1
####################
# COMB_4
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
0
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cpu0_impl0 (Comb4)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
617e5fe6 7372800 0.000000e+00 9.359014e+03 4.860060e+02 2.358472e+06 2.213249e+10 252
ad30af9b 51200 0.000000e+00 9.876737e+01 1.343538e+01 1.590451e+06 1.599914e+08 16103
982013a8 1548800 0.000000e+00 2.134161e+03 1.815312e+02 4.673812e+06 1.004683e+10 2190
25ebb669 16588800 0.000000e+00 2.092160e+04 1.229935e+03 3.661280e+06 7.686456e+10 175
5104f3b7 29491200 0.000000e+00 3.676615e+04 1.578675e+03 5.110494e+06 1.882396e+11 139
simucore/perfmodels/.starpu/sampling/codelets/45/dpotrf.mirage
0 → 100644
View file @
c4dffd0c
##################
# Performance Model Version
45
####################
# COMBs
# number of combinations
4
####################
# COMB_3
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
0
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb3_impl0: cpu
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
431274fd 627200 0.000000e+00 1.030682e+03 4.474767e+00 1.030682e+04 1.062325e+07 10
cea37d6d 819200 0.000000e+00 1.622851e+03 7.237150e+02 1.772153e+06 3.447889e+09 1092
617e5fe6 7372800 0.000000e+00 3.362389e+04 1.714866e+03 1.028891e+07 3.468531e+11 306
982013a8 1548800 0.000000e+00 3.571803e+03 3.350912e+01 3.571803e+04 1.275890e+08 10
ad30af9b 51200 0.000000e+00 5.419050e+01 1.086799e+01 5.419050e+02 3.054724e+04 10
####################
# COMB_0
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb0_impl0: cuda
# number of entries
3
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
ad30af9b 51200 0.000000e+00 1.498917e+03 2.849950e+01 1.199133e+04 1.798051e+07 8
cea37d6d 819200 0.000000e+00 3.668830e+03 8.172072e+02 3.668830e+04 1.412814e+08 10
617e5fe6 7372800 0.000000e+00 1.204932e+04 4.628557e+03 6.024659e+05 8.330481e+09 50
####################
# COMB_1
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
1
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb1_impl0: cuda
# number of entries
2
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
cea37d6d 819200 0.000000e+00 3.541486e+03 3.172789e+02 3.541486e+04 1.264279e+08 10
617e5fe6 7372800 0.000000e+00 3.066868e+04 1.574010e+04 3.680241e+05 1.425982e+10 12
####################
# COMB_2
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
2
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for Comb2_impl0: cuda
# number of entries
2
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0
# a b c
nan nan nan
# not multiple-regression-base
0
# hash size flops mean (us) dev (us) sum sum2 n
cea37d6d 819200 0.000000e+00 3.230490e+03 3.627237e+02 3.230490e+04 1.056763e+08 10
617e5fe6 7372800 0.000000e+00 2.054158e+04 1.124016e+04 4.929979e+05 1.315915e+10 24
simucore/perfmodels/.starpu/sampling/codelets/45/dpotrf.sirocco
0 → 100644
View file @
c4dffd0c
##################
# Performance Model Version
45
####################
# COMBs
# number of combinations
5
####################
# COMB_1
# number of types devices
1
####################
# DEV_0
# device type (CPU - 0, CUDA - 1, OPENCL - 2, MIC - 3, SCC - 4)
1
####################
# DEV_0
# device id
0
####################
# DEV_0
# number of cores
1
##########
# number of implementations
1
#####
# Model for cuda0_impl0 (Comb1)
# number of entries
5
# sumlnx sumlnx2 sumlny sumlnxlny alpha beta n minx maxx
0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 nan nan 0 0 0