Maj terminée. Pour consulter la release notes associée voici le lien :
https://about.gitlab.com/releases/2021/07/07/critical-security-release-gitlab-14-0-4-released/

Commit 9978414f authored by Jérémie Gaidamour's avatar Jérémie Gaidamour
Browse files

[all] Fixed clock_speed. See #6397. data/

parent daac734d
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -116,7 +116,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -125,7 +125,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
......@@ -126,7 +126,7 @@
"cache_l1i": 32768,
"cache_l2": 262144,
"cache_l3": 8388608,
"clock_speed": 2270000000,
"clock_speed": 2300000000,
"ht_capable": true,
"instruction_set": "x86-64",
"model": "Intel Xeon",
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment